C74HC595 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state
General Descriptions
C 74HC595 are high-speed Si-gateCMOSdevices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A. The 74HC595 is an 8-stage serial shift register with a storage register and 3-state outputs. The shift register and storage register have separate clocks. Data is shifted on the positive-going transitions of the SH_CP input. The data in each register is transferred to the storage register on a positive-going transition of the ST_CP input. If both clocks are connected together, the shift register will always be one clock pulse ahead of the storage register. The shift register has a serial input (DS) and a serial standard output (Q7’) for cascading. It is also provided with asynchronous reset (active LOW) for all 8 shift register stages. The storage register has 8 parallel 3-state bus driver outputs. Data in the storage register appears at the output whenever the output enable input (OE) is LOW.
Features
◆ 8-bit serial input
◆ 8-bit serial or parallel output
◆ Storage register with 3-state outputs
◆ Shift register with direct clear
◆ 100 MHz (typical) shift out frequency
◆ ESD protection:
HBM EIA/JESD22-A114-A exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V.
Applications
◆ Serial-to-parallel data conversion
◆ Remote control holding register
有关更多资料登陆：http://www.anxida.com
